Topology-optimized ultra-compact all-optical logic devices on silicon photonic platforms

preprint2022arXivOpen access

Abstract

The realization of all-optical integration and optical computing has always been our goal. One of the most significant challenges is to make integrated all-optical logic devices as small as possible. Here, we report the implementation of ultra-compact all-optical logic devices and integrated chips on silicon photonic platforms by topology optimization. The footprint for the fabricated all-optical logic gates with XOR and OR functions is only 1.3*1.3 μm2 (~0.84λ*0.84λ), that are the smallest all-optical dielectric logic devices ever verified in experiments in the optical communication range. The ultra-low loss of the optical signal is also demonstrated experimentally (-0.96dB). Furthermore, an integrated chip containing seven major logic gates (AND, OR, NOT, NAND, NOR, XOR, and XNOR) and a half adder is fabricated, where the associated footprint is only 1.3*4.5 μm2. Our work opens up a new path towards practical all-optical integration and optical computing.

Explore this paper’s authors, topics and related work.

Building this map preview

BZPEER is loading the nearby papers, people, topics and institutions for this page.

Reviews 0

Write a reviewWrite

No reviews yet.

Discussion 0

Add a commentWrite

No comments yet.