BZPEERReading, trust and collaboration for research
Menu

Discover

GraphFollow connections around a paper, topic or saved view.

Workspaces

HomePick up where your research flow left off.InboxHandle requests, replies and notifications from one place.CollectionsCurate reading lists, evidence sets and shareable dossiers.ResearchSee your private provenance graph, trail and imports.CollaborationMove from discovery into focused discussion rooms.PublishDraft, preview and publish full-text research articles.

Network

ExpertsFind specialists worth following or asking for help.CommunitiesJoin research circles organized around shared work.PartnersSee external organizations active around the same topics.

Opportunities

ListingsBrowse roles, calls and collaborations with clearer fit signals.

Account

Log inReturn to your reading and collaboration workspace.Create accountStart saving work, following people and joining teams.
Log inCreate account

Paper detail

QPACE -- a QCD parallel computer based on Cell processors

QPACE is a novel parallel computer which has been developed to be primarily used for lattice QCD simulations. The compute power is provided by the IBM PowerXCell 8i processor, an enhanced version of the Cell processor that is used in the Playstation 3. The QPACE nodes are interconnected by a custom, application optimized 3-dimensional torus network implemented on an FPGA. To achieve the very high packaging density of 26 TFlops per rack a new water cooling concept has been developed and successfully realized. In this paper we give an overview of the architecture and highlight some important technical details of the system. Furthermore, we provide initial performance results and report on the installation of 8 QPACE racks providing an aggregate peak performance of 200 TFlops.

preprint2009arXivOpen access
H. BaierH. BoettigerM. DrochnerN. EickerU. FischerZ. FodorA. FrommerC. GomezG. GoldrianS. HeybrockD. HierlM. HüskenT. HuthB. KrillJ. LauritsenT. LippertT. MaurerB. MendlN. MeyerA. NobileI. OudaM. PivantiD. PleiterM. RiesA. SchäferH. SchickF. SchifanoH. SimmaS. SolbrigT. StreuerK. -H. SulankeR. TripiccioneJ. -S. VogtT. WettigF. Winter
Hardware Architecturehep-lat
0citations
0reviews
0saves
Nocode
Nodataset
0institutions

Next steps

Decide what to do with this paper

Like0Dislike0Score 0

Use like or dislike for the fast social read. The more specific scholarly feedback stays available below when needed.

Save to reading list0
Log in to curate

Reading frame

Keep the important context close to the paper

Keep the important signals around this paper in one place: votes, save state, collection context, reviews and the metadata you need before deciding what to do next.

Authors

H. BaierH. BoettigerM. DrochnerN. EickerU. FischerZ. FodorA. FrommerC. GomezG. GoldrianS. HeybrockD. HierlM. HüskenT. HuthB. KrillJ. LauritsenT. LippertT. MaurerB. MendlN. MeyerA. NobileI. OudaM. PivantiD. PleiterM. RiesA. SchäferH. SchickF. SchifanoH. SimmaS. SolbrigT. StreuerK. -H. SulankeR. TripiccioneJ. -S. VogtT. WettigF. Winter

Institutions

No institution affiliation has been imported for this paper yet.

Add specific reaction

Move through the context

Research map

Open full explorer

Move through nearby people, institutions, topics and adjacent work without leaving the paper page.

Building this graph slice

BZPEER is loading the nearby papers, people, topics and institutions for this page.

Structured reviews

0 review(s)

ContributeLeave structured feedbackUse the review template when you have a concrete strength, concern or method question.Open review form
Log in to review

No structured reviews yet. High-signal critique starts here.

Work discussion

0 comment(s)

DiscussAdd a high-signal commentKeep quick notes, caveats and replication pointers separate from formal reviews.Open comment form
Log in to comment

No discussion yet. The first strong comment sets the tone.