Non-Fault Tolerant T-Gates for the [7,1,3] Quantum Error Correction Code

preprint2013arXivOpen access

Abstract

We simulate the implementation of a T-gate, or π8\fracπ{8}-gate, for a [7,1,3] encoded logical qubit in a non-equiprobable error environment. We demonstrate that the use of certain non-fault tolerant methods in the implementation may nevertheless enable reliable quantum computation while reducing basic resource consumption. Reliability is determined by calculating gate fidelities for the one-qubit logical gate. Specifically, we show that despite using a non-fault tolerant procedures in constructing a logical zero ancilla to implement the T-gate the gate fidelity of the logical gate, after perfect error correction, has no first order error terms. Meaning, any errors that may have occurred during implementation are `correctable' and fault tolerance may still be achieved.

Explore this paper’s authors, topics and related work.

Building this map preview

BZPEER is loading the nearby papers, people, topics and institutions for this page.

Reviews 0

Write a reviewWrite

No reviews yet.

Discussion 0

Add a commentWrite

No comments yet.